PATENT U.S. 09/591,659

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of the claims in the application. All claims currently being amended are shown with deleted text struckthrough or double bracketed and new text underlined. Additionally, the status of each claim is indicated in parenthetical expression following the claim number.

Claims 1-17 remain.

Claims 18-35 have been withdrawn subject to restriction / election.

Claims 10-17 have been allowed.

Claim 11 is being amended to correct an informality.

Claims 1-9 are being cancelled.

WHAT IS CLAIMED IS:

Cancelled

••		
2.	Cancelled	
3.	Cancelled	

- Cancelled 4.
- 5. Cancelled
- Cancelled 6.

PATENT U.S. 09/591,659

- 7. Cancelled
- 8. Cancelled
- 9. Cancelled
- A digital signal processor comprising: 10. (Allowed)
- a multiplier-accumulator for performing integer and floating point multiplication and integer addition operations on operands selectively fetched into a set of source registers;
- a floating point adder for performing floating point addition operations on operands selectively fetched into the set of source registers; and
- a comparator for comparing floating point operands selectively fetched into the set of source registers.
- 11. (Currently Amended) The digital processor of Claim 10 wherein said multiplier accumulator [[unit]] comprises:
 - a multiplier array for selectively multiplying floating point mantissas and integers;
- a fixed point adder for selectively performing addition operations on data including integers received from the set of source registers and products generated by the multiplier array; and

an accumulator including a register for accumulating results generated by the fixed point adder.

The digital signal processor of Claim 11 wherein said multiplier -12. (Allowed) accumulator further comprises a shift register for selectively shifting data including operands received from the set of source registers and results generated by the fixed point adder.

PATENT U.S. 09/591,659

- 13. (Allowed) The digital signal processor of Claim 11 wherein said digital signal processor comprises a math coprocessor in conjunction with a microprocessor.
- 14. (Allowed) The digital signal processor of Claim 11 wherein said digital signal processor comprises a coprocessor operating in conjunction with a reduced instruction set computer.
- 15. (Allowed) The digital signal processor of Claim 11 wherein said multiplier accumulator further comprises circuitry for selectively forwarding results directly to said floating point adder to prevent pipeline bubbles.
- 16. (Allowed) The digital signal processor of Claim 11 wherein said floating point adder comprises circuitry for selectively forwarding results directly to said multiplier accumulator to prevent pipeline bubbles.
- 17. (Allowed) The digital signal processor of Claim 11 wherein said multiplier accumulator comprises:

a multiplier array for multiplying first and second operands during a first clock period;

a fix point adder for adding a result from said multiplier array with a third operand during a second clock period; and

an accumulator register for storing a sum output from said adder during the second clock period.

18. (Withdrawn) A method of performing arithmetic operations in a multiplier operable to perform both integer and floating point operations comprising the steps of: in response to a first instruction, performing a single precision multiplication of

PATENT U.S. 09/591,659

first and second signed floating point operands comprising the substeps of:

adding exponents of the first and second operands;

multiplying a signed mantissa of each of the operands in a multiplier array to generate a product and a carry bit;

adding the partial product and carry bit with a constant using a fixed point adder to generate an intermediate result;

selectively rounding and renormalizing the intermediate result; and in response to a second instruction, performing a single precision multiplication of first and second integers comprising the substeps of:

multiplying the signed first and second integers in the multiplier array to generate a product and a carry bit;

adding the product and carry bit with a constant using the fixed point adder to generate an intermediate result; and

selectively rounding and renormalizing the intermediate result.

19. (Withdrawn) The method of Claim 18 and further comprising the step of performing a double precision multiplication of first and second floating point operands in response to a third instruction comprising the substeps of:

adding exponents of the first and second operands;

multiplying unsigned lower bits of mantissa of the first operand with unsigned lower bits of a mantissa of the second operand in the multiplier array to generate a first partial product and a carry bit.

adding the first partial product and carry bit with a constant using the fixed point adder to generate first intermediate result;

multiplying the unsigned lower bits of the mantissa of the first operand with unsigned upper bits of the mantissa of the second operand in the multiplier array to generate a second partial product and second carry bit;

selectively shifting the first intermediate result by a selected shift count; adding the second partial product and second carry bit with the shifted first intermediate result using the fixed point adder to generate a second intermediate result;

PATENT U.S. 09/591,659

multiplying signed upper bits of the mantissa of the first operand with the unsigned lower bits of the mantissa of the second operand in the multiplier array to generate a third partial product and third carry bit;

adding the third partial product and third carry bit with the second intermediate result using the fixed point adder to generate a third intermediate result;

multiplying the signed upper bits of the mantissa of the first operand with the signed upper bits of the mantissa of the second operand in the multiplier array to generate a fourth partial product and fourth carry it;

selectively shifting the third intermediate result by a selected shift count; adding the fourth partial product and forth carry bit with the shifted third intermediate result using the fixed point adder to generate a fourth intermediate result; and

selectively rounding and renormalizing the fourth intermediate result to generate a final product.

The method of Claim 18 and further comprising the step of 20. (Withdrawn) performing a double precision multiplication on first and second signed integers comprising the substeps of:

multiplying unsigned lower bits of the first and second integers in the multiplier array to generate a first partial product and first carry bit;

adding the first partial product and first carry bit with a constant using the fixed point adder to generate a first intermediate result;

multiplying the unsigned lower bits of the first integer and unsigned upper bits of the second integer in the multiplier array to generate a second product and second carry bit;

selectively shifting the first intermediate result by a selected shift count; adding the second partial product and second carry bit with the shifted first intermediate result using the fixed point adder to generate a second intermediate result,

multiplying signed upper bits of the first integer with the unsigned lower bits of the second integer in the multiplier array to generate a third partial product and third

PATENT U.S. 09/591,659

carry bit;

adding the second intermediate result with the third partial produce and third carry bit using the fixed point adder to generate a third intermediate result;

multiplying the signed upper bits of the first and second integers in the multiplier array to generate a fourth partial product and fourth carry bit;

shifting the third intermediate result by a selected shift count;

adding the shifted third intermediate result with the fourth partial product and fourth carry bit in the fixed point adder to generate a fourth intermediate result; and selectively rounding and renormalizing the fourth intermediate result to generate a final product.

The method of Claim 18 and further comprising the step of adding 21. (Withdrawn) first and second integers in the multiplier in response to a third instruction comprising the steps of:

presenting the first and second integers to corresponding inputs of the fixed point adder forming a portion of the multiplier; and

adding the first and second integers with the fixed point adder.

The method of Claim 18 wherein the multiplier further includes at 22. (Withdrawn) least one accumulator and said step of performing a single precision integer multiplication further comprises the substeps of:

adding a third integer to the intermediate result to generate a sum; storing the sum in the accumulator.

The method of Claim 18 wherein the multiplier further includes at 23. (Withdrawn) least one accumulator and said step of performing a single precision integer multiplication further comprises the substeps of:

subtracting a third integer from the intermediate result to generate a result; and storing the result in the accumulator.

PATENT U.S. 09/591,659

The method of Claim 18 wherein the multiplier further includes at 24. (Withdrawn) least one accumulator and said step of performing a single precision integer multiplication further comprises the substeps of:

adding the intermediate result to a value stored in an accumulator, and storing the result of said substep of adding in an accumulator.

The method of Claim 18 wherein the multiplier further includes at 25. (Withdrawn) least one accumulator and said step of performing a single precision integer multiplication further comprises the substeps of:

subtracting a value stored in an accumulator from the intermediate result; and storing the result of said substep of subtracting in an accumulator.

An instruction set for operating a processor including a multiplier 26. (Withdrawn) array, a fixed point adder and a floating point adder comprising:

a first set of instructions for multiplying first and second operands, at least some bits of each of said first and second operands multiplied in said multiplier array and a result of the multiplication added to a third value by the fixed point adder;

a second set of instructions for adding first and second integers using said fixed point adder; and

a third set of instructions for adding first and second floating point values in said floating point adder.

The instruction set of Claim 26 wherein said first set of instructions 27. (Withdrawn) comprises:

at least one instruction for multiplying first and second integer operands using said multiplier array and said fixed point adder; and

at least one instruction for multiplying first and second floating point operands using said multiplier array and said fixed point adder.

The Instruction set of Claim 26 wherein said first set of instructions 28. (Withdrawn) 021615.500054 Dallas 1765709.1

PATENT U.S. 09/591,659

comprise:

at least one instruction for performing a double precision multiplication of said first and second operands; and

at least one instruction for performing a single precision multiplication of said first and second operands.

- The instruction set of Claim 26 and further comprising a set of 29. (Withdrawn) instructions for converting data between first and second data types.
- The instruction set of Claim 26 wherein said first data type 30. (Withdrawn) comprises floating point data and said second data type comprises integer data.
- The instruction set of Claim 26 wherein said first data type 31. (Withdrawn) comprises single precision data and said second data type comprises double precision data.
- The Instruction set of Claim 26 and further comprising a set of 32. (Withdrawn) instructions for shifting data in a selected direction by a selected number of bits.
- The instruction set of Claim 26 and further comprising a set of 33. (Withdrawn) instructions for selectively comparing first and second floating point numbers in a floating point comparator circuit.
- The instruction set of Claim 26 and further comprising a set of 34. (Withdrawn) instructions for taking an absolute value of a selected operand.

PATENT U.S. 09/591,659

35. (Withdrawn) The instruction set of Claim 26 and further comprising a set of instructions for negating the value of a selected operand.